

Reg. No: 

--	--	--	--	--	--	--	--	--	--

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR**  
(AUTONOMOUS)**B.Tech II Year I Semester Regular Examinations Nov/Dec 2019****ANALOG ELECTRONIC CIRCUITS****(EEE, CSE & CSIT)**

Time: 3 hours

Max. Marks: 60

**PART-A**(Answer all the Questions **5 x 2 = 10** Marks)

- |          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>a</b> Define and draw the series diode clipper.                      | <b>2M</b> |
|          | <b>b</b> Write the relationship between $\alpha$ , $\beta$ , $\gamma$ . | <b>2M</b> |
|          | <b>c</b> compare JFET with MOSFET.                                      | <b>2M</b> |
|          | <b>d</b> Define PSRR and Thermal drift.                                 | <b>2M</b> |
|          | <b>e</b> Find the resolution of a 12-bit DAC converter.                 | <b>2M</b> |

**PART-B**(Answer all Five Units **5 x 10 = 50** Marks)**UNIT-I**

- |          |   |           |
|----------|---|-----------|
| <b>2</b> | <b>a</b> Calculate the ripple factor of a LC filter with FWR for a inductance of 10H and capacitance of $8\mu\text{F}$ for 50Hz AC input supply. Draw the neat circuit diagram. | <b>5M</b> |
|          | <b>b</b> Explain diode positive shunt clippers with waveforms.  | <b>5M</b> |

**OR**

- |          |   |           |
|----------|---|-----------|
| <b>3</b> | <b>a</b> Explain the working of capacitor filter with circuit diagram.                              | <b>5M</b> |
|          | <b>b</b> What is clamping circuit? Explain the negative clamping circuits with necessary waveforms. | <b>5M</b> |

**UNIT-II**

- |          |  |           |
|----------|--|-----------|
| <b>4</b> | <b>a</b> Define Transistor Biasing and explain the need for Biasing?                                   | <b>4M</b> |
|          | <b>b</b> With neat diagram, explain the Input and Output characteristics of a BJT in CB Configuration. | <b>6M</b> |

**OR**

- |          |  |           |
|----------|--|-----------|
| <b>5</b> | <b>a</b> Mention different types of Biasing a Transistor and explain the voltage divider Bias of a Transistor. | <b>5M</b> |
|          | <b>b</b> Explain the concept of Load line and Q-point in BJT.  | <b>5M</b> |

**UNIT-III**

- |          |  |           |
|----------|--|-----------|
| <b>6</b> | <b>a</b> Discuss JFET Fixed Bias with neat diagram and derive the expression for Input impedance, Output impedance and Voltage gain. | <b>6M</b> |
|          | <b>b</b> Draw and explain the small signal model of FET at low frequency.  | <b>4M</b> |

**OR**

- |          |   |           |
|----------|---|-----------|
| <b>7</b> | <b>a</b> Discuss the operation and characteristics of n-channel depletion type MOSFET with diagram. | <b>7M</b> |
|          | <b>b</b> Mention the applications of JFET.  | <b>3M</b> |

**UNIT-IV**

- |          |   |           |
|----------|---|-----------|
| <b>8</b> | <b>a</b> What is frequency compensation and explain how the frequency response is varied with respect to Compensation network   | <b>6M</b> |
|          | <b>b</b> An op-amp has a slew rate of $2\text{V}/\mu\text{s}$ . What is the maximum frequency of an output sinusoid of peak value 5V at which the distortion sets in due to the slew rate limitation. | <b>4M</b> |

**OR**

- |          |  |           |
|----------|--|-----------|
| <b>9</b> | <b>a</b> Explain ac characteristics of op-amp.   | <b>5M</b> |
|          | <b>b</b> Explain the necessity of level translator stage in cascading differential amplifiers. | <b>5M</b> |

**UNIT-V**

- 10 a** Draw a neat circuit of a differentiator circuit. Explain the functioning with the input-output Waveforms. **5M**
- b** What is regulator and explain IC 723. **5M**
- OR**
- 11 a** Design a first order high pass filter for a cutoff frequency of 100 Hz and gain 2 draw the circuit diagram. **5M**
- b** Draw and explain the weighted resistor DAC. **5M**

\*\*\*END\*\*\*